Newbetuts
.
New posts in cpu-architecture
What is a cache hit and a cache miss? Why would context-switching cause cache miss?
concurrency
language-agnostic
cpu
cpu-architecture
cpu-cache
How is CPU usage calculated?
algorithm
performance
cpu
cpu-usage
cpu-architecture
What do the terms "asynchronous" and "synchronous" mean, with respect to the definition of an interrupt?
operating-systems
process
computer-architecture
cpu-architecture
How does Windows 2008 R2 run 32-bit applications?
windows-server-2008-r2
32bit-64bit
cpu-architecture
Why can't Windows 7 be installed on a ARM processor based system?
windows-7
windows
cpu-architecture
How to detect AWS EC2 architecture from inside?
amazon-web-services
amazon-ec2
cpu-architecture
Out-of-order execution vs. speculative execution
cpu-architecture
speculative-execution
Does an x86 CPU reorder instructions?
multithreading
assembly
x86
cpu-architecture
memory-barriers
What are stalled-cycles-frontend and stalled-cycles-backend in 'perf stat' result?
linux
performance
optimization
computer-architecture
cpu-architecture
How to use Fused Multiply-Add (FMA) instructions with SSE/AVX
c
sse
cpu-architecture
avx
fma
Will dual CPU servers run with one failed?
cpu-architecture
Obtaining the CPU L2 shared memory percentual of usage on Linux machine
memory-usage
performance-monitoring
cpu-architecture
what is a store buffer?
architecture
hardware
intel
cpu-architecture
Why is SRAM faster than DRAM?
memory
cpu
cpu-architecture
cpu-cache
Why is a conditional move not vulnerable for Branch Prediction Failure?
performance
assembly
optimization
cpu-architecture
branch-prediction
Architecture - 32-bit handling 64-bit instructions
cpu-architecture
x86 registers: MBR/MDR and instruction registers
x86
cpu
cpu-architecture
cpu-registers
Undefined symbols for architecture x86_64 on Xcode 6.1
ios
xcode
cpu-architecture
atomic operation cost
performance
atomic
cpu-architecture
lock-free
Can one core perform several operations/instructions during one tick (because core has different execution units)?
cpu
multi-core
cpu-architecture
cpu-cache
Prev
Next